Skip to content
Circuit Theory

KCL

12 min read · Beginner

Kirchhoff’s Current Law (KCL): Nodes, Current Division, and Circuit Examples

Kirchhoff’s Current Law (KCL) is a fundamental rule for analyzing electrical circuits. It states that the algebraic sum of currents at a node is zero. In practical terms, the total current entering a junction equals the total current leaving it, provided the currents are accounted for consistently. The rule follows from conservation of electric charge: charge does not continuously accumulate at an ordinary circuit node in steady-state circuit analysis.

KCL is useful for understanding parallel circuits, calculating unknown branch currents, checking measurements, and solving complex resistor networks. It applies to DC and AC circuits and is central to nodal analysis, a method that solves circuit voltages by writing current equations at nodes. The direction assigned to each current is a reference choice; a negative calculated result simply means the real current flows opposite to the assumed direction.

For example, if 12 mA enters a node and two branches carry 5 mA and 7 mA away from it, KCL is satisfied because 12 = 5 + 7. If 12 mA enters and one outgoing branch is known to carry 8 mA, the other outgoing current is 4 mA, assuming those are the only currents at the node.

This guide explains the node concept, sign conventions, resistor examples, current division, nodal equations, measurement, and common errors. It uses ideal circuit models and low-voltage examples. Real circuits may have transient charge storage and parasitic effects, but KCL remains a core conservation principle when the complete current paths are included.

1. What counts as a node?

A node is a set of points connected by ideal conductors with no component between them. In a simple schematic, all wire segments that connect continuously belong to the same node and share the same ideal voltage. A junction where three or more branches meet is often called a node of interest because current can divide or combine there.

The physical layout can make nodes less obvious. On a solderless breadboard, some holes are internally connected in groups, while the central gap separates rows. Power rails may be split partway along the board. Two wires that look close together are not necessarily connected, and two points connected by a trace may be the same node even if drawn far apart on the schematic.

KCL is applied to the complete node. If three branches connect, define a current direction for each branch and write an equation that balances them. Current entering the node can be treated as positive and leaving as negative, or the reverse; consistency is what matters. If the final result for an unknown current is negative, the actual direction is opposite to the reference arrow.

In an ideal schematic, a wire has zero resistance, so all points in a node have the same voltage. Real wires and PCB traces have small resistance and inductance, and high-current circuits can experience voltage differences along a conductor. For ordinary introductory KCL problems, those parasitics are ignored. In high-speed or high-current design, layout and return paths must also be considered.

2. KCL equation and sign convention

The general KCL statement is that the algebraic sum of currents at a node equals zero: ΣI = 0. Choose a sign convention, such as currents entering the node are positive and currents leaving are negative. Then the sum of the signed currents must equal zero.

Suppose 10 mA enters a node, while two outgoing branches carry 3 mA and an unknown current I_x. The equation is 10 − 3 − I_x = 0, so I_x = 7 mA leaving the node. If the algebra had produced I_x = −7 mA under the assumed outgoing reference direction, it would mean the current actually enters the node at 7 mA.

You can also write KCL as total entering current equals total leaving current. This form is intuitive for simple circuits, but the algebraic-sum form scales better to many branches and nodal analysis. Always label each current arrow on the sketch before writing the equation.

KCL does not say that current is identical in every branch. That is a rule for a single series path. At a node, current can divide into parallel branches or combine from them. The amount in each branch depends on the voltage and the branch's electrical behavior.

The law applies at any node, including nodes inside a complex network. If a circuit includes capacitors, inductors, or switching devices, currents may vary over time, but the instantaneous current balance still holds when all relevant branch currents are included. The simplified DC examples below use steady-state values.

3. Worked example with parallel resistors

Two resistors are connected in parallel across a 6 V supply: R1 = 1 kΩ and R2 = 2 kΩ. The voltage across each branch is 6 V. Using Ohm’s law, I1 = 6/1,000 = 6 mA and I2 = 6/2,000 = 3 mA. The total current supplied to the node is 9 mA.

At the junction where the source current splits, KCL says I_total = I1 + I2 = 9 mA. At the node where the branch currents recombine, the same 6 mA and 3 mA add back to 9 mA. The current entering and leaving each node balances.

This example also demonstrates why parallel branch currents are not necessarily equal. Both resistors have the same voltage, but the lower resistance branch draws more current. If the two resistors were equal, their ideal branch currents would also be equal.

The total equivalent resistance is approximately 667 Ω, calculated from the parallel formula. Applying 6 V to 667 Ω gives about 9 mA, matching the branch sum. This is a useful cross-check: calculate branch currents and total resistance independently, then confirm that the results agree.

In a real circuit, measured currents may differ slightly because resistor tolerance, supply variation, meter accuracy, and wiring resistance affect the values. If the measured source current is far from the predicted sum, check for extra loads, a wiring mistake, a short, or a measurement setup that changes the circuit.

4. Find an unknown branch current

KCL is especially useful when most branch currents are known and one is missing. Suppose 18 mA enters a node. One branch carries 4 mA away, a second carries 6 mA away, and the third is unknown. The unknown current is 18 − 4 − 6 = 8 mA leaving the node.

Now consider a node where 5 mA enters from one branch and 2 mA enters from another, while an unknown branch current is drawn with an arrow leaving the node. The equation is 5 + 2 − I_x = 0, so I_x = 7 mA leaving. The current in the unknown branch is the sum of the incoming currents.

If the answer is negative, do not treat it as an impossible circuit. It indicates that the assumed current arrow points in the opposite direction from the actual current. This is a normal outcome when analyzing circuits with unknown directions. Reference arrows are bookkeeping tools, not claims about the physical current before the equation is solved.

For a node with many branches, list each current and sign carefully. Keep units consistent—convert milliamps to amps if needed, but it is perfectly valid to work entirely in milliamps when all terms use the same unit.

KCL can also identify measurement mistakes. If the branch currents appear not to balance, first check that all branches were included and measured in the same operating state. Then check meter placement, current direction, and the circuit topology. Small discrepancies are expected; large ones need investigation.

5. KCL with resistors connected to known voltages

When a node connects to resistors whose other ends are held at known voltages, KCL can be written directly in terms of the unknown node voltage. Suppose node Vx connects to a 5 V source through a 1 kΩ resistor and to ground through a 1 kΩ resistor. The current from the 5 V node into Vx is (5 − Vx)/1,000, and the current from Vx to ground is Vx/1,000.

KCL sets the incoming and outgoing currents equal: (5 − Vx)/1,000 = Vx/1,000. Multiplying by 1,000 gives 5 − Vx = Vx, so Vx = 2.5 V. This is the familiar equal-resistor voltage divider, derived using current balance.

If the upper resistor is 2 kΩ and the lower resistor is 1 kΩ, then (5 − Vx)/2,000 = Vx/1,000. Multiply by 2,000: 5 − Vx = 2Vx, so Vx = 5/3 ≈ 1.67 V. The lower resistance draws more current for a given voltage, so the node voltage is closer to ground.

This method is the foundation of nodal analysis. In a larger network, choose a reference node, assign voltage variables to the other nodes, express each branch current using Ohm’s law or the component's current-voltage relationship, and write one KCL equation per independent node.

If a branch contains a diode, transistor, or other nonlinear component, the current may not be a simple voltage difference divided by a fixed resistance. The KCL structure still applies, but the component equation must accurately describe the branch.

6. KCL and current division

In a parallel network, total current divides among branches. For two resistors R1 and R2 in parallel, the branch current is inversely related to resistance because each branch has the same voltage. The current through R1 can be written I1 = I_total × R2/(R1 + R2), and the current through R2 is I2 = I_total × R1/(R1 + R2), for an ideal two-resistor parallel network.

For example, if 12 mA enters a parallel pair of 1 kΩ and 2 kΩ resistors, the 1 kΩ branch receives 8 mA and the 2 kΩ branch receives 4 mA. Their sum is 12 mA, satisfying KCL. The lower-resistance branch receives the larger share.

These current-divider formulas are convenient, but they assume the stated two-branch resistor network and a known total current entering the parallel combination. Additional branches or loads change the equations. For multiple branches, calculate each branch conductance or use the general KCL equation.

Current division also appears in real circuits where current flows through a sensor, pull-up network, or multiple loads. However, nonlinear components and active circuits may not follow the simple resistor-divider formula. Use datasheets and the actual current-voltage behavior.

When measuring a branch current, remember that the meter must be inserted in series with that branch. Do not place a current meter across the parallel network or supply. If the branch current is too large for the meter, use an appropriately rated current sensor or shunt.

7. KCL in real electronics and transient circuits

KCL is based on conservation of charge and remains valid for time-varying circuits when all relevant currents are accounted for. Capacitors can draw current while their voltage changes, and inductors can have changing currents, but those currents still participate in the node balance. A capacitor does not allow a steady flow of charge through its dielectric; its terminal current is associated with changing electric-field energy.

In high-frequency circuits, a node may include parasitic capacitance, and current can flow into or out of that capacitance. If a simplified schematic omits those parasitic branches, a measurement may appear not to balance because the model leaves out part of the current path. At ordinary low-frequency DC conditions, these effects are often small enough to ignore.

Switching regulators, microcontrollers, and digital interfaces can draw pulsed current. An average-current meter may not capture the peak waveform, but KCL still applies instantaneously. To analyze a fast transient, an oscilloscope with an appropriate current probe or shunt may be needed. The measurement setup must not introduce unsafe ground paths or excessive inductance.

A ground node is a reference for voltage measurement, not a place where current disappears. Currents entering a ground plane must return to their sources through physical conductors and paths. Poor return-path layout can create voltage differences, noise, and resets even though KCL is satisfied.

In high-current or high-speed designs, use deliberate power and ground routing. Do not treat “ground” as an infinite sink; identify where current flows and how shared impedance affects other circuits.

8. Use KCL to check measurements

For a low-voltage parallel circuit, measure the source current and each branch current using safe, correctly rated equipment. Add the branch currents and compare the sum with the source reading. The values should be close enough to account for meter accuracy, resistor tolerance, source variation, and any unmeasured branch.

If the sum is significantly different, first verify the circuit schematic and make sure every load is included. A microcontroller board may draw current through USB, a regulator, indicator LEDs, and attached modules that are not visible in the simple branch diagram. A meter inserted in series may also create a voltage drop that changes the operating point.

Check the current meter's red lead socket, range, fuse, and direction. Never place the meter in current mode directly across a supply. Power down before moving probes or changing the circuit. If current is too high for the meter, do not attempt the measurement with an unsuitable range.

For voltage-based estimates, measure the voltage across each resistor and divide by its measured resistance. This can be safer than breaking the circuit, though resistor tolerance and meter loading still matter. Compare the estimates with KCL to see whether the node balance is reasonable.

Use KCL as a diagnostic tool, not a reason to ignore an unexpected result. A small mismatch may be normal measurement uncertainty; a large mismatch can indicate an overlooked branch, short circuit, incorrect wiring, or a faulty instrument. Investigate before continuing to power the circuit.

9. Common mistakes when applying KCL

Mixing current directions: If entering currents are positive, leaving currents must be negative in the same equation. Changing signs halfway through leads to incorrect results. Draw arrows before writing equations.

Assuming branch currents are equal: Current is equal in a series path, not in arbitrary branches at a node. Parallel branch currents depend on their loads.

Omitting a branch: Every current connected to the node must be included, including current through a measurement instrument, bias resistor, or other connected module if it is part of the model.

Confusing nodes with crossing wires: In a schematic, a wire crossing may or may not indicate a connection depending on the diagram convention. Confirm junction dots and connectivity.

Assuming a negative answer is wrong: A negative current means the actual direction is opposite to the assumed reference arrow.

Using Ohm's law on a nonlinear component as if resistance were fixed: For a diode or transistor, use the appropriate current-voltage model. KCL still holds, but the branch equation changes.

Ignoring transient current: Capacitors and parasitic capacitances can carry current during changing conditions. A DC steady-state model may not describe a fast transient.

Expecting exact measured equality: Real components and instruments have tolerances. Compare the difference with the uncertainty before concluding that KCL is violated.

A good analysis defines the node, labels directions, uses consistent units, writes the conservation equation, and checks the result against the physical circuit.

10. Summary and practice problems

Kirchhoff’s Current Law states that the algebraic sum of currents at a node is zero. In a practical node equation, total incoming current equals total outgoing current. KCL follows from charge conservation and is the foundation of nodal analysis and many current-division calculations.

Practice:

  1. A node receives 15 mA. Two branches carry 4 mA and 6 mA away. What is the third outgoing current?
  2. If a calculated branch current is −2 mA relative to an assumed outgoing arrow, what does the sign mean?
  3. A 5 V node connects to ground through a 1 kΩ resistor. What current flows through the resistor?
  4. Why can the source current exceed the sum of the branches shown in a simplified diagram?
  5. Why does a current meter need to be connected in series?

When solving a circuit, mark each current direction, apply a consistent sign convention, and write one equation for each independent node. For resistor branches, use Ohm’s law to express current in terms of node voltages. Verify the result with a second method or a safe measurement whenever practical.

KCL is simple to state but powerful: it allows you to analyze complex networks without guessing how current splits. Combine it with Kirchhoff’s Voltage Law, Ohm’s law, and correct component models to build a reliable foundation in circuit theory.